

FIG. 1

200




FIG. 2




FIG. 3

410 412 414 416 418 420 430 440 450 460
 HYBRID PGA HIGH PASS FILTER AND PGA LOW PASS FILTER AND PGA PGA ADC
 fc = 140KHZ fc = 2MHZ 35.328MHZ 16 BIT 2.208MHZ 16 BIT
 -8 - +24 dB 6-12 dB 0-6 dB 0-6 dB




FIG. 4




FIG. 5




FIG. 6

Figure 7 shows a block diagram of a digital signal processing system. The system includes a DAC (710) receiving a 1.1 MHz input. The output of the DAC is fed into an interpolator (720). The interpolator output is then processed by a 23-bit quantizer (722). The quantizer output is filtered by an IIR filter (730). The IIR filter output is then processed by a 5-bit quantizer (732). The quantizer output is then processed by a compensator (740). The compensator output is then processed by an N-bit quantizer (742). The quantizer output is then filtered by an FIR filter (750). The FIR filter output is then processed by an M-bit quantizer (752). The final output of the system is shown as a signal waveform.

700




FIG. 7

FIG. 8 is a block diagram of a digital signal processing system.




FIG. 8

900

A->D

D->A

f_i	M/N	OPT M/N	f_{audio}	N/M	$N/M \cdot f_{audio}$
7200	8/6	16/12	9600	12/16	7200
8000	6/5	6/5	9600	5/6	8000
8229	7/6	14/12	9600	12/14	8228.57
8400	8/7	16/14	9600	14/16	8400
9000	16/15	16/15	9000	15/16	9000
9600	1/1	16/16	9600	16/16	9600
10,286	14/15	14/15	9600	15/14	10,285.71

FIG. 9




FIG. 10

FIG. 11 is a block diagram of a digital filter circuit for processing a video signal. The circuit includes a summing junction, a delay element, a multiplier, a D-flip flop, and a frame sync output.

1100




FIG. 11




FIG. 12